METHOD FOR FORMING A POSITION ALIGNMENT MARK USED FOR ELECTRON BEAM EXPOSURE

Hisao Kawasaki

JAPANESE PATENT OFFICE PATENT JOURNAL (A) KOKAI PATENT APPLICATION NO. SHO 63[1988]-187628

Int. Cl. 4:

H 01 L 21/30

Sequence No. for Office Use:

K-7525-5F

Filing No.:

Sho 62[1987]-18260

Filing Date:

January 30, 1987

Publication Date:

August 3, 1988

No. of Inventions:

1 (Total of 5 pages)

Examination Request:

Not filed

A METHOD FOR FORMING POSITION ALIGNMENT MARK USED FOR ELECTRON BEAM EXPOSURE

[Denshi biimu roko yo ichi awase maaku no keisei hoho]

Inventor:

Hisao Kawasaki

Applicant:

Toshiba K.K.

[There are no amendments to this patent.]

Claims

1. A method for forming a position alignment mark used for electron beam exposure, characterized in that it contains a process that successively layers a thin film and a first resist film on top of a semiconductor substrate on which an activation layer has been formed on one of the faces, a process that forms a first aperture at a position corresponding to a section in which the above-mentioned activation layer for this first resist film has been formed and a second aperture

an ohmic electrode and a metallic film used for a position alignment mark on top of the

above-mentioned active layer and the above-mentioned semiconductor substrate by passing through the above-mentioned thin film that was removed by etching, a process that forms, on top of the above-mentioned thin film, a second resist film having a third aperture containing a metallic film used for the above-mentioned position alignment mark after the above-mentioned first resist film is removed, and a process that, after removing the above-mentioned metallic film used for the above-mentioned position alignment mark by using the above-mentioned thin film as a mask, removes the above-mentioned semiconductor substrate by etching.

- 2. A method for forming a position alignment mark used for electron beam exposure as recorded in Claim 1, characterized in that a position alignment mark of a concave shape is formed on the above-mentioned semiconductor substrate by means of forming in one place a second aperture that is formed on the above-mentioned first resist film
- 3. A method for forming a position alignment mark used for electron beam exposure as recorded in Claim 1, characterized in that, by means of creating, in two locations, second apertures on the above-mentioned first resist film concave sections that is formed on the above-mentioned semiconductor substrate, a convex position alignment mark is formed by means of the above-mentioned semiconductor substrate which is not removed that is sandwiched between this concave section and these concave sections at two locations.

Detailed explanation of the invention

Objective of the invention

Industrial application field

This invention relates to a method for forming a position alignment mark used for electron beam exposure in the manufacture of semiconductor devices.

Prior art

The minimum processing dimensions that are required in the manufacturing processes for a semiconductor device are extremely minute, and the minimum gate electrode dimensions for a microwave semiconductor device using chemical semiconductors such as gallium arsenic (GaAs) have already passed $0.25~\mu m$. Electron beam exposure technology using an electron beam is being widely used as a processing method for this type of microscopic pattern.

For the position alignment mark that is necessary for the purpose of forming a pattern on the contract of the purpose of forming a pattern of the purpose of th

of the detection signal are greatly affected by the forming conditions for this position alignment mark. As for the conditions required for the position alignment mark used for electron beam

exposure, it is most important that the edge sections of the mark be cut sharply and that the surface of the concave mark or the convex mark be smooth.

However, in electron beam exposure, because a long time is required in exposure, the throughput is poor compared to ordinary optical exposure at the time of manufacturing a semiconductor device, and there are frequently cases in which it is only used in processes in which the most precise processing is required. For example, in a Schottky barrier type field effect transistor using a GaAsFET (MESFET), generally, electron beam exposure is used in the pattern forming for the gate electrode, and for the other processes, pattern forming is conducted by light exposure.

The characteristics of MESFET are significantly influenced by the dimensions of the gate electrode and the separation of the source electrode and drain electrode, which are ohmic electrodes. Therefore, the position alignment of the gate electrode of the MESFET must be conducted with good precision in contrast to the ohmic electrode. Because of this, it is desired that the posistion alignment mark used for the electron beam exposure that is used in a MESFET be formed at the same time as the forming of the ohmic electrodes.

However, with the ohmic electrode of the MESFET, generally, an alloy comprising Ni and AuGe is used, and in order to obtain an ohmic connection with the semiconductor substrate, the alloying process is conducted at a high temperature of 450°C or more. Because of this, in the event the position alignment mark used for the electron beam exposure is formed from Ni and AuGe, there is a deterioration of the edge section of the position alignment mark and a severe loss of the smoothness of the surface because of the alloying process for the ohmic electrode.

Therefore, even if the position alignment mark used for the electron beam exposure is formed at the same time as the ohmic electrode, the position detection precision and the S/N ratio of the detection signal that can be obtained by means of the electron beam radiation is insufficient for the required value. In addition, the surface condition of the position alignment becomes completely changed just by the slight differences in the composition of the Ni and the AuGe, and by conditions such as temperature and time at the time of alloying changing slightly, and in severe cases, the noise component of the detection signal becomes too large, and there are eases in which mark detection becomes impossible.

Also, when the ohmic electrode and the position alignment mark used for the electron beam are patterned separately, and the position alignment mark used for the electron beam does

in placed from the obstein consensatific matter and the characteristic section of State 1975 brought about.

Problems to be solved by the invention

As was explained above, in the method for forming a position alignment mark used for electron beam exposure that was used in the past, the position alignment mark was deformed due to the thermal heat treating process at the time of the formation of the ohmic electrode, and the position alignment of the gate electrodes could not be accurately done. Thus, with this invention, this type of defect is eliminated, and the objective is to form a position alignment mark in which accurate position alignment of the gate electrodes can be conducted.

Constitution of the invention

Means to solve the problems

In order to achieve the above-mentioned objective, with the method for forming a position alignment mark used for electron beam exposure of this invention, a thin film is formed having a first aperture used for the ohmic electrodes and a second aperture used for the position alignment mark formation on top of a semiconductor substrate, the metallic film used for the ohmic connection passes through the first aperture and is coated on the semiconductor substrate, and the position alignment mark is formed by means of etching away a section of the semiconductor substrate through the second aperture.

Operation

In the method for forming a position alignment mark used for electron beam exposure of this invention, a step is formed in the semiconductor substrate by means of etching away a section of the semiconductor substrate; this step is made a position alignment mark, and since thermal deformation of the semiconductor substrate is difficult to bring about with the thermal processing that accompanies the alloying process during the ohmic electrode formation, the position alignment mark is not deformed. Also, since the forming position for the position alignment mark is conducted at the same time as setting the forming position for the ohmic electrodes, in the event the gate electrodes are formed by using the position alignment mark as a target, positional mismatch of the ohmic electrode and the gate electrode is eliminated.

Application examples

Below, an explanation is given for one application example of this invention with

layer (2) is formed on top of the semiconductor substrate (1), for example, a semi-insulating

GaAs substrate, on top of this semiconductor substrate (1), a thin film, for example, a 3000 Å SiO_2 film (3), and a resist film (4), are successively accumulated.

Next, as is shown in Figure 1(b), in order to remove the SiO_2 film (3) by etching, a first aperture (5) and a second aperture (6) are formed in the resist film (4). Here, the first aperture (5), in order to form the source electrode and the drain electrode, which are ohmic electrodes, is formed in two places at positions corresponding to the section at which the activation layer (2) of the resist film (4) is formed. The second aperture (6) is formed in one location at a position corresponding to the section at which the activation layer of the resist film (4) is not formed in order to form the position alignment mark. After that, using the resist film (4) as a mask, the exposed SiO_2 film (3) is removed by etching at the same time.

Next, as is shown in Figure 1(c), the metallic film that is formed by Ni-AuGe is deposited to 2000 Å on top of the activation layer (2) and the semiconductor substrate (1) through the first aperture (5) and the second aperture (6). Here, the metallic film that is deposited through the first aperture becomes the metallic film (7-1) used for the ohmic electrodes, and the metallic film that is deposited through the second aperture becomes the metallic film (7-2) used for the position alignment mark. Then, the unwanted sections of the metallic film are removed along with the resist film by using a lift-off method.

Next, as is shown in Figure 1(d), a resist film (8) is newly painted on the semiconductor substrate (1), and the third aperture is formed including the metallic film (7-2) used for the position alignment mark. Then, after the metallic film (7-2) used for the position alignment mark within the third aperture (9) is removed and the semiconductor substrate (1) face is exposed, the exposed face of the semiconductor substrate (1) is etched by using the SiO_2 film (3) as a mask, and the concave position alignment mark (10) is formed.

Next, as is shown in Figure 1(e), the SiO₂ film (3) is peeled off and the ohmic electrode (11) is formed by means of an alloying process, and finally, position alignment of the gate electrodes is conducted using the position alignment mark (10) as a target by means of electron beam exposure, and by means of forming the gate electrode (12), the MESFET is completed.

As for the position alignment mark (10) used for electron beam exposure that was obtained in this manner, since it is not influenced in any way by the thermal process that accompanies the alloying process during the ohmic electrode formation because it is directly formed on the semiconductor substrate (1), excellent signal detection for the gate electrode can

The state of the s

dections the position mention on the onmore electrode for the same electrode can be made almost the same as the design value.

In the explanation of Figure 1, an example of a convex shape was explained as the cross-sectional shape of the position alignment mark used for electron beam exposure, but the formation of a concave position alignment mark is also possible. In other words, in the process of Figure 1(b) of Application Example 1, a second aperture (6') is provided in two locations in the section in which the activation layer (2) is not formed on top of the semiconductor substrate (1) for the resist film (4) at the same time as providing the first aperture (5). Next, the SiO₂ film (3) is removed by etching by using this resist film (4) as a mask. Then, after a metallic film is covered on the entire face of the semiconductor substrate (1), if the resist film (4) and the unwanted metallic film are removed by using a lift-off method, as is shown in Figure 2(a), the metallic film (7-1) used for the ohmic electrode and the metallic film (7-2') used for the position alignment mark are respectively formed in two locations on top of the activation layer (2) and the semiconductor substrate (1) through the SiO₂ film (3) that was removed by etching.

Next, as is shown in Figure 2(b), a resist film (8) is newly painted on the semiconductor substrate (1), and the third aperture (9') is formed including the metallic film (7-2') used for position alignment for two locations. Then, after exposing the semiconductor substrate (1) by etching away the metallic film (7-2') used for position alignment within the third aperture (9'), the concave sections are formed at two locations by means of etching the exposed face of the semiconductor substrate (1) by using the SiO₂ film (3) as a mask. Here, the concave sections for two locations [illegible: probably an adverb] form the convex position alignment mark (10') by means of the non-etched semiconductor substrate (1) sandwiched by the concave sections. Finally, as is shown in Figure 2(c), using the convex position alignment marks (10') as a target, position alignment of the gate electrode is conducted, and the gate electrode (12) is formed.

As for the convex position alignment marks (10') that are formed in this manner, along with their not being influenced by the alloying process at the time of forming the ohmic electrodes in the same manner as the above-mentioned Application Example 1, the position alignment precision becomes high.

In the above-mentioned Application Examples 1 and 2, in regard to the depth of the etching of the semiconductor substrate (1), it is necessary to determine this according to the conditions for the electron beam radiation for the of alignment mark position detection, but even in the case of a comparatively shallow [depth] of about 0.3 mm, a sufficient signal strength can be obtained. Also, for the film thickness of the SiO₂ film (3), it is desirable that it be made the

Also, as for the SiO₂ film, it can be other insulating films, for example, SiO and Si $_2$ N₄, metallic films of Al. Au, or the like, and combinations of these, and the semiconductor substrate

is also not limited to a semi-insulating GaAs substrate. Also, Ni-AuGe was used as an example as the metallic film used for the ohmic electrodes, but it can also be Au-AuGe, or Pt-AuGe, and it does not matter even if it is covered by a metal layer used for a bonding pad made of Au-Pt-Ti on the upper section of the metal layer used for the ohmic electrodes. Also, [this invention] is not limited to electron beam exposure, and of course, can also be used with other electrically charged beam exposure [methods], for example, ion beam exposure.

Effect of the invention

As was explained above, according to this invention, since the position alignment mark is formed directly on the semiconductor substrate, deformation of the position alignment mark does not occur due to the heat treating process that accompanies the alloying process during the ohmic electrode formation. Therefore, an excellent position alignment mark used for electron beam exposure can be formed in which the position detection precision is high, and a detection signal can be obtained in which the noise component is slight.

Brief description of the figures

Figures 1(a) to 1(e) are process cross-sectional views showing one application example of this invention, and Figures 2(a) to 2(c) are process cross-sectional views showing another application example of this invention.

- 1 Semiconductor substrate
- 2 Activation layer
- 3 SiO₂ film
- 4 First resist film
- 5 First aperture
- 6 Second aperture
- 7-1 Metallic film used for ohmic electrodes
- 7-2, 7-2' Metallic film used for position alignment mark
- 8 Second resist film
- 9, 9' Third aperture
- 10, 10' Position alignment mark




Figure 1

- Keys: 1 Semiconductor substrate
 - Activation layer
 - 2 3 4 SiO2 film
 - First resist film
 - 5 First aperture
 - 6 Second aperture

- bird aperture

Position alignment mark 10




Figure 2

DERWENT-ACC-NO: 1988-259909

DERWENT-WEEK: 198837

COPYRIGHT 1999 DERWENT INFORMATION LTD

TITLE: Mfg. alignment mark for electron beam exposure on

substrate - by

forming film, having 1st aperture for chmic contact and 2nd

amenture for

alignment mark, etc. NoAkstract Dwg 2/2

PATENT-ASSIGNEE: TOSHIBA KK[TOKE]

PFIOFITY-DATA: 1987JP-0018260 (January 30, 1987)

PATENT-FAMILY:

PUB-NO PUB-DATE LANGUAGE

PAGES MAIN-IPC

JF 63187628 A August 3, 1988 N/A

004 N/A

AFPLICATION-DATA:

PUB-NO APPL-DESCRIPTOR APPL-NO

APPL-DATE

JF63137628A N/A 1987JP-0018260

January 30, 1987

INT-CL (IFC): H01L021/30

ABSTRACTED-PUB-NO: EQUIVALENT-ABSTRACTS:

TITLE-TERMS:

MANUFACTURE ALIGN MARK ELECTRON BEAM EXPOSE SUBSTRATE

FORMING FILM APERTURE OHM

CONTACT APERTURE ALIGN MARK NOABSTRACT

I MANUAL CIPENTS: 1003 7711

CPI-CODES: L04-C06D;

EPI-CCDES: U11-C04B1; U11-C04B3;

CLIPPEDIMAGE= JP363187628A

PAT-NO: JP363187628A

DICUMENT-IDENTIFIEF: JP 63187628 A

TITLE: FORMING METHOD FOR ALIGNMENT MARK FOR ELECTRON BEAM

EMPOSURE

FUBN-DATE: August 3, 1988

INVENTOR-INFORMATION:

HAME

KAWASAKI, HISAO

AUSIGNEE INFORMATION:

NAME

TOSHIBA CORF

COUNTRY

N/A

APPL-NO: JP62018260

APPL-DATE: January 30, 1987

INT-CL (IFC): H01L021/30

US-CL-CURRENT: 438/FOR.435,438/975

ABSTRACT:

FURPOSE: To form a preferable alignment mark for electron beam exposure by

removing by etching part of a semiconductor substrate

through a second opening

on the substrate.

CONSTITUTION: An active layer 2, a thin film 3 and a resist film $4\ \mathrm{are}$

sequentially laminated on a semiconductor substrate 1. A first opening ϵ and a

second opening & are formed in the film 4. The pening & is formed at the

position corresponding to the part not provided with the active layer 2 of the

film 4. An ohmic electrode metal film 7-1 and an alignment mark metal film 7-2

A CONTRACTOR OF THE STATE OF TH

are formed through the openings 5, 6. The substrate 1 is covered with a resist

substrate 1 is etched to form a recess alignment mark 10. The film 3 is separated to form an ohmic electrode 11. With the mark 10 as a target a gate electrode 12 is formed by positioning it.

COPYRIGHT: (C) 1988, JPO&Japio

- ⑪ 特許出願公開

⑩ 公 開 特 許 公 報 (A) 昭63 - 187628

(6i)Int_Cl_4 H 01 L 21/30 識別記号 3 4 1

厅内整理番号 K = 7525 = 5F

· 43公開 · 昭和63年(1958) 8月3日

審査請求 未請求 発明の数 1 (全5頁)

電子ビーム露光用位置台せマークの形成方法 砂発明の名称

> 创特 願 昭62-18260

頤 昭62[1987]1月30日 (2)出

川 崎 久 夫 ⑫発 明 者

神奈川県川崎市幸区小向東芝町1 株式会社東芝小向工場

株式会社東芝 愈出 願

神奈川県川崎市幸区堀川町72番地

弁理士 則近 意佑 外1名 愈代 理

PTO 2002-1715

S.T.I.C. Translations Branch

ап

1. 発明の名称

電子ピーム解光用位置合セマークの形成方法 2 特許請求の範囲

(1) 一方の面に右性層が比成された牛毒体基板上 に再換反び第1のレジスト膜を脈次維強する工程 と、で応囲1のレジスト膜の射記估任間が形成さ れた年分に対応する征避と無手の側口及び転記位 性質が出版されない部分は対抗する位置で第2の 開口を形成する丁程と、前記第1のレジスト膜を マスクにして前記傳模を除去する工程と、前記エ シチング除去された海峡を通して前記市性層及び 削韶半海体務板上にオーミンク唯極用金属膜及び 位置台セマークの形成方法。

(2) 前記第1のレジスト購入形成する第2の開口 を1ケ所形成することにより前記半導体基因に凹 状の位置台せマークを形成するととを特徴とする 存許請求の範囲第(1)項記載の准子ビーム篝光用位 異合せマークの形成方法。

(3)前記舞1のレッスト膜へ形成する第2の帰口 を 2 夕歌形成するととにより形記半導体差なに凹 部を2ヶ所形成し、この四部とこのタケ所の凹部 に挟まれた途去されない前記半導体茶板とにより 凸状の位置合せマークを形成することを呼吸とす る特許請求の範囲第目項記載の電子ピーム轉光用 位置合せマークが形成方法。

3、 弦明の計場を診べ

スト機が前記機機上にお求する工程と、前記機機 をマスクにして削別位置対せマーク用金属模を除

法婚姻证明媒体统行"数约" 人名贝尔尔 ム鯖光用位置合せ、一プの地淡方生に例する。 1 世事か特術に

18 14 4 15 27 15 15

特開留63-187628(2)

寸法は著しく酸硼化されており、特に砒化ガリウム(Unins)等の化合物半導体を用いたマイクロ 改半導体装置の最小ゲート電極寸伝はすでに0.25 μm に逢している。このような機細パターンの加工方法としては、電子ビームを用いた電子ビーム 陸光技術が広く採用されている。

型子ピーム蘇生で半導体基板にバターンを形成するために必要な位置合せマークは、半導体基板上に所面形状が凹状あるいは凸状、平面形状で出たがあるいは凸は下で使用することが多い。この位置合せマークの形成条件によってで、対して要求される条件はマークのエンジ部がといって、切り立つていることが最も重要であることが最も重要である。

しかし電子ピーム観光は、観光に長時間要するため通常の光観光に比べてスループットが悪く 半導体装置を製造するに際し、最も加工精度が要求される工程にのみ使用されることが多い。例え

及び表面の平担性を著しく損ねてしまう。

したがつてオーミック電極と同時に電子ピーム
熱光用位置合せマークを形成しても電子ピーム
触射によつて得られる位置検出精度や検出信号の
S/N比は要求される値に対して不十分である。
加えて合金化後の位置合せマークの表面状態はNi
とAutheのわずかな組成の進い及び合金化のの 温度、時間等の条件が多少変化するだけでまった
く変わつた状態となり、ひどい場合には検出信号
の確存成分が多すぎてマーク検出不能となる場合
もある。

またオーミンク催生と世子ピーム用位置合せ マークとを加みにパターニングし、電子ピーム用

- ト名称の位置が政計値からずれてしまいMLS FETの特性変動を引き起こしてしまう。

(张田石蜡本) 医木头毛毛生铜石

- アードンススペル・第十二日 - 熱さもスコードでも広じは、生産体基板で、

はGaAsFETを用いたショットキ棘吸型性外効果トランジスタ(MESFET)では、ゲート間 個のパターン形成に電子ピーム解光を用い、他の 工程は光解光でパターン形成を行うととが一般的 である。

MESFETの特性はケート電極の寸法とオーミック電極であるソース電極及びドレイン電極との距離によつて大きな影響を受ける。したがつて、MESFETのゲート電極はオーミック電極に対して構進よく位置合せを行なわなければならない。このためMESFETに用いられる電子ピーム舞光用位置合せマークはオーミック電極の形成と同時に形成されるのが望ましい。

しかしながら、MESFETのオーミック電極は一般にNiとAuGeからなる合金が用いられ 半導体基板とのオーミック接触を得るために450 で以上の高温で合金化処理が行なわれる。このため電子ビーム解光用位置合せマークをNiとAuGe により形成した場合には、オーミック電極の合金 化処理のために位置合せマークのエッジ部の劣化

慣合セマークの形成方法では、オーミンク電極の 形成の際の熱処理工程により位置合セマークが変 形してゲート電極の位置合せを正確にすることが できなかつた。そとで本発明ではこのような欠点 を排除し、ゲート電極の正確な位置合せを行なう ことができる位置合セマークを形成することを目 的とする。

(結明の構成)

(問題点を解決するための手段)

上記目的を達成するために本発明の配子ビーム購光用位置合せマークの形成方法では、半導体 甚板上にオーミック電極用の第1の開口と位置台 せマーク形成用の第2の開口を有した薄膜を形成

りは水型 10分 位数台セマークを形成するものである。

(作用)

去することにより半導体強力に改選を形成し、この政策を位置合せマークとするために、オーミンク循係形成時の行金化処理に伴う熱処理に対して、世界体基例の際気形が起こりにくいので、位置台セマーフが変形しない。父、位置台セマークの形成位置をオーミンク確認の地成位置の決定と同時に行うために位置合せマークをターゲントとしてアート能像を形成する場合、オーミンク能能とケートを後の位置すれが無くなる。

(海原制)

以下本発明の一つの実施例について図血を経 照して説明する。第1図、(同~(e)は本発明の電子ビーム観光用位置台ゼマークの形成万広の一実施例 についてMESFETの製造万法を例に示した図 でをる。第1回回に示すように生ぬ体基板1、例 乏は半絶域性はnAs基板上に估性層2を形成した 後、この半導体基板1上に海膜、例えばSIOz 膜 3を3000点、レジスト膜4を脳次積層する。

たに第1図(b)に示すように、 SiOz 膜 3 をエ ノチンク除去するためにレジスト膜 4 に第1の師

金銭牌 7 - 2 を含む第3の開口を形成する。さらにこの第3の開口 9 内の位置合せマーク用金属膜 7 - 2 をエンチング除去して半端体基板1 面を翻出した後、SiOz 膜3 をマスクとして半導体系や1 の映出面をエンチングして凹伏の位置合せマーク 1 0 を形成する。

次に第1回回に示すように、SiOs膜3を外離し行生化処理によってオーミック電極11を形成し、競技に低子ビーム解光によって位置合せマーク10をメーダットにゲート監機の位置合せを行ってゲート監機12か形成するととによりMES

 口5及び第2の第口6を形成する。ことで第1の 第口5はオーミック集優であるソース集体及びドレイン情極を形成するために、レジスト線4の結性層2か形成された部分に対応する位置に2ケ時 光成する。又、第2の第口らは位後合せマージを 光成するためにレジスト腺4の結性層が形成されない部分に対応する位置に1ケ時形成する。その 後、レシスト腺4をマスクにして製出した5(0)2 腺3を同時にエンチンク除去する。

次に知1回にはすまちに、Ni-Auteで 構成された金梅膜を第1の割口5及び第2の期口 6を通して枯性層2及び半海体が切1上に2000 A被着する。ことで第1の期口を通して被消され た金輝膜はオーミノク性他用金梅膜7-1となり 第2の開口を通して数層された金海膜は位置合せ マータ用金梅膜7-2となる。さらにリットオス 法を出いて不要部分の金輝膜をレジスト膜ととも に除去する。

次に第1回(d)に注すように、新たにレジスト 腹8を半導体基板1に塗布し、位置台セマーク用

ック解極に対する位盤は設計値とな経例じたする ことができる。

なお新1別の説明では、電子ドーム転光用位置含せマークの時頭が灰として円状の例を記明したが、凸状の位置合せマークを形成することも可能である。すなわち第1の実動例の親1部間の下れたかいて、鴉1の油口5分がけるのと同時にいて、81の油口6~を2ヶ所設ける。たれない配分に第2の割口6~を2ヶ所設ける。たれない配分に第2の割口6~を2ヶ所設ける。たれてのシスト鰻4をマスクとして5)のご覧るをエフチンク除去する。さらに金埔帳を半球体を切りの全面に投資した後、リフトはフ佐を用いてレジスト級4が不安を電構設を除去すると、第2回

ファン関係のは好な目が検討を行うことができる。 文、オーミンで電極を形成する過程においてオー ででは、小便か中央ようで、、のこくカウン のことでは、

· 雅爾爾內里 不避免與關係了一面。 化电影音乐工厂

and the second s

特開昭63-187628 (4)

る。さらに第3の開口9~内の位置台世用金額膜フー2~をエッチング除去して半時体基板1を貼出した後、SiUz 腹3をマスクとして半時体基板1の島出面をエンチングすることにより2ケ所の凹部を形成する。ことでこの2ケ所の凹部は、凹部に挟まれたエッチングされない半時体基面1とにより製御的に凸次の位置台世マーク10~を形成する。最後に第2図にに示すように凸次の位置台世マーク10~人々一ケットにゲート電極の位置台世を行つてゲートをは12を形成する。

このようにしておられた凸状の位置合せマーク10′は、上記第1の実施例と同様にオーミック無極地成時の合金化処理に対して影響されることがないとともに、位置合せ相扱があくなる。

なお、上記第1の奥島例及び第2の奥島例に おいて半導体基板1のエッチングの課さについて は位置台セマーク検出のための電子ビーム服射の 条件によつて決める必要があるが、0.3 mm 程度 の比較的機い場合でも十分な信号強度が得られる。 また、5 i O 2 膜 3 の膜厚としてはオーミック監修

出信号が得られ良好な電子ビーム解光用位置合せ マークを形成することができる。

4. 図面の簡単な説明

第1図(a)乃至第1図(b)は本発明の一実施例を 示す工程断面図、第2図(a)乃至第2図(c)は本発明 の他の実施例を示す工程断面図である。

1 …牛導体基型、 2 …估性層、 3 … SiOz 膜、 4 … 第 1 のレジスト膜、 5 … 第 1 の開口、 6 … 第 2 の第 ロ、 7 ー 1 … 3 … ミック 単極用金属膜、 7 ー 2 、 7 ー 2 ′ …位置合ゼマーク用金属膜、 8 … 第 2 のレジスト膜、 9 、 9 ′ … 第 3 の開口、 1 0 . 1 0 ′ … 位置合ゼマーク。

代理人 并理士 - 則 近 - 急 - 佑

用金属膜7をリフトオフする際のスペーサ膜としても使えるようにオーミック監査用金属膜と同じか、あるいはそれ以上の厚さが重ましい。

また、SiUt設は他の絶波線例欠はSiUやSisN.やAB、Auなどの金融級及ひこれらの組み合せであつてもよく、半母体を依も半地球性GaAs越板に限定されるものではない。また、オーミック塩極用金属膜としてNi-AuGeを例にとつたが、Au-AuGe、Pt-AuGeでもよく、オーミック電極用金属の上部にAu-Pt-Tiからなるボンデイングパット用金属が複つていてもかまはない。さらに、電子ビーム酶光に限定されず他の荷電ビーム酶光、例定はイオンビーム酶光にかいても適用できるとはの論である。

(発明の効果)

以上述べたように本発明によれば、位置合せマークを直接半導体基板に形成するので、オーミンク電値形成時の合金化処理に伴う無処理工程による位置合せマークの変形が行こらない。したがつて、位置設出精度が高く、雑音成分が少ない候

